Difference between revisions of "CountingDaq 240607"
From Moller Wiki
(→Agenda) |
(→Minutes) |
||
| (2 intermediate revisions by one other user not shown) | |||
| Line 11: | Line 11: | ||
== Agenda == | == Agenda == | ||
* Activity updates | * Activity updates | ||
| − | Zhongling | + | ** Zhongling will report on [https://logbooks.jlab.org/entry/4310051 Digital Monitor Update] |
* General discussion | * General discussion | ||
| Line 17: | Line 17: | ||
Recording on Zoom: | Recording on Zoom: | ||
| − | Participants: | + | Participants: Z. Ji, P. King, B. Moffit, D. Armstrong, M. Gericke, S. Chatterjee, I. DeBord, B. Blaikie, S. Regmi, C. Ghosh, H. Liu, R. Michaels, D. McNulty, R. Conaway, K. Dehmelt |
| + | |||
| + | * The electronics order for the GEM trigger distribution has gone out this month | ||
| + | * The JLab SD board order has also gone out | ||
| + | * We have the three MOLLER VTOP modules: one is being used by Hanjie in the polarimeter test stand, one will be needed for the W&M test stand, and one could be used for the GEM test stand | ||
| + | * Z. Ji: Update on the digital beam monitor development work | ||
| + | ** The digital receiver outputs the value as a Manchester code. This signal can be seen on a scope, or input to the FPGA module. | ||
| + | ** The multiple FPGA readings of the code agrees with the samples on the scope. | ||
| + | ** The next step will be to have the FPGA accumulate the codes during the Tstable period using the helicity gate | ||
| + | ** What is the reporting period right now from the receiver to the FPGA? It is about 30us. This is slower than we'd want for MOLLER, but could work for 30Hz testing with beam | ||
Latest revision as of 17:25, 7 June 2024
Back to Main Page >> Data Acquisition Meetings >> Counting mode DAQ meetings
previous meeting << >> following meeting
Meeting information
Meeting time: 1:00pm Eastern Zoom connection information is sent out by email; please reach out to Paul if you don't have the current link.
Agenda
- Activity updates
- Zhongling will report on Digital Monitor Update
- General discussion
Minutes
Recording on Zoom:
Participants: Z. Ji, P. King, B. Moffit, D. Armstrong, M. Gericke, S. Chatterjee, I. DeBord, B. Blaikie, S. Regmi, C. Ghosh, H. Liu, R. Michaels, D. McNulty, R. Conaway, K. Dehmelt
- The electronics order for the GEM trigger distribution has gone out this month
- The JLab SD board order has also gone out
- We have the three MOLLER VTOP modules: one is being used by Hanjie in the polarimeter test stand, one will be needed for the W&M test stand, and one could be used for the GEM test stand
- Z. Ji: Update on the digital beam monitor development work
- The digital receiver outputs the value as a Manchester code. This signal can be seen on a scope, or input to the FPGA module.
- The multiple FPGA readings of the code agrees with the samples on the scope.
- The next step will be to have the FPGA accumulate the codes during the Tstable period using the helicity gate
- What is the reporting period right now from the receiver to the FPGA? It is about 30us. This is slower than we'd want for MOLLER, but could work for 30Hz testing with beam
